

CLAIMS

What is claimed is:

1. A significant portion of a floating point multiply accumulator (FMAC) comprising:
  - a multiplier receiving a first input significand, a second input significand, and a third input significand;
  - a propagate, kill, generate generator (PKG generator) coupled to the multiplier;
  - an adder, a plus-one-r, a plus-two-er and a leading zero anticipator (LZA) each coupled to the PKG generator;
  - a rounding control unit coupled to the LZA;
  - a multiplexor coupled to each of the adder, the plus-one-r, the plus-two-er and the rounding control unit; and
  - and a normalization shifter coupled to the multiplexor and the LZA.
2. The significant portion of Claim 1 wherein the multiplier outputs a sum value and a carry value.
3. The significant portion of Claim 2 wherein the PKG generator computes a propagate value (P), a kill value (K) and a generate value (G) based on the sum value and the carry value.
4. The significant portion of Claim 3 wherein in parallel the adder adds the sum value and the carry value using P, K, and G; the plus-one-r adds the sum value and the carry value using P, K, and G and increments by one; and the plus-two-er adds the sum value and the carry value using P, K, and G and increments by two.
5. The significant portion of Claim 4 wherein the LZA computes in parallel with the adder, the plus-one-r, and the plus-two-er.

1 *Sub*  
2 *Par* 6. The significand portion of Claim 1 wherein the rounding control  
3 unit reads a rounding mode from a register in a processor in which the FMAC  
resides.

1 7. The significand portion of Claim 1 wherein the normalization  
2 shifter and the rounding control unit each receive a leading zero position  
3 indication from the LZA.

1 8. The significand portion of Claim 1 wherein the multiplexor  
2 produces an output result responsive to the rounding control unit.

1 9. A floating point multiply accumulator (FMAC) comprising:  
2 a multiplier;

3 a propagate, kill, generate generator (PKG generator) to produce a  
4 propagate value (P), a kill value (K) and a generate value (G) coupled to the  
5 multiplier;

6 an adder, a plus-one-r, a plus-two-er and a leading zero anticipator (LZA)  
7 each coupled to the PKG generator in parallel;

8 a rounding control unit coupled to the LZA and coupled to a multiplexor,  
9 the multiplexor outputting a result from one of the adder, the plus-one-r, and the  
10 plus-two-er responsive to the rounding control unit; and

11 and a normalization shifter coupled to the multiplexor and the LZA.

1 10. The FMAC of Claim 9 wherein the multiplier produces a product of  
2 a first floating point number and a second floating point number added to a third  
3 floating point number as a sum value and a carry value.

1 11. The FMAC of Claim 10 wherein in parallel the adder adds the sum  
2 value and the carry value using P, K, and G; the plus-one-r adds the sum value  
3 and the carry value using P, K, and G and increments by one; and the plus-two-er  
4 adds the sum value and the carry value using P, K, and G and increments by two.

1 *Sub*  
2 *Sai* 12. The FMAC of Claim 9 wherein the rounding control unit outputs a  
3 select signal to the multiplexor based on a rounding mode and the decimal point  
position.

1 13. The FMAC of Claim 9 wherein the normalization shifter  
2 normalizes based on the decimal point position.

1 14. A floating point multiply accumulator (FMAC) comprising:  
2 a means for multiplying a first significand and a second significand and  
3 adding a third significand to produce a sum value and a carry value;  
4 a means for computing a propagate value, a kill value, and a generate  
5 value coupled to the means for multiplying;

6 a first means for adding the sum value to the carry value;  
7 a second means for adding the sum value to the carry value and  
8 incrementing by one;

9 a third means for adding the sum value to the carry value and  
10 incrementing by two;

11 a means for determining a leading zero position, such that the first means  
12 for adding, the second means for adding, the third means for adding, and the  
13 means for determining are coupled in parallel to the means for computing;

14 a means for controlling responsive to the means for determining and a  
15 rounding mode, the means for controlling further coupled to a means for  
16 selecting, the means for selecting outputting a result from one of the first means  
17 for adding, the second means for adding, and the third means for adding  
18 responsive to the means for controlling; and

19 and a means for normalizing coupled to the means for selecting and the  
20 means for determining.

1 15. The FMAC of Claim 14 wherein the means for controlling reads the  
2 rounding mode from a register in a processor in which the FMAC resides.

1 *Sub*  
2 *Pai* 16. The FMAC of Claim 14 wherein the means for normalizing is  
responsive to the means for determining.

1 17. A method in a floating point multiply accumulator (FMAC)  
2 comprising:

3 receiving a first floating point number, a second floating point number  
4 and a third floating point number;

5 computing a product of the first floating point number and the second  
6 floating point number and adding a third floating point number to produce a  
7 sum value and a carry value;

8 computing a propagate value, a kill value and a generate value based on  
9 the sum value and the carry value;

10 simultaneously adding the sum value to the carry value to create a first  
11 result, adding the sum value to the carry value and incrementing by one to  
12 create a second result, adding the sum value to the carry value and incrementing  
13 by two to create a third result, and determining a decimal point position;

14 selecting one of the first result, the second result and the third result  
15 responsive to a rounding mode and the decimal point position as a selected  
16 result; and

17 normalizing the selected result based on the decimal point position.

1 18. The method of Claim 17 further comprising;  
2 reading the rounding mode from a register in a processor in which the  
3 FMAC resides.

1 19. The method of Claim 17 wherein normalizing comprises:  
2 shifting the bits in the selected result.

1 20. The method of Claim 17 wherein the propagate value, the kill  
2 value and the generate value are used by the adder, the plus-one and the plus-  
3 two-er to compute the first result, the second result and the third result.

1 *July*  
2 *21*  
3 21. A machine readable medium containing instructions which, when  
4 executed by a processor, cause a machine to perform operations comprising:  
5 receiving a first floating point number, a second floating point number  
6 and a third floating point number;  
7 computing a product of the first floating point number and the second  
8 floating point number and adding a third floating point number to produce a  
9 sum value and a carry value;  
10 computing a propagate value, a kill value and a generate value based on  
11 the sum value and the carry value;  
12 simultaneously adding the sum value to the carry value to create a first  
13 result, adding the sum value to the carry value and incrementing by one to  
14 create a second result, adding the sum value to the carry value and incrementing  
15 by two to create a third result, and determining a decimal point position;  
16 selecting one of the first result, the second result and the third result  
17 responsive to a rounding mode and the decimal point position as a selected  
result; and  
normalizing the selected result based on the decimal point position.

1 22. The machine readable medium of Claim 21 containing instructions  
2 which, when executed by a processor, cause the machine to perform further  
3 operations comprising:  
4 reading the rounding mode from a register in a processor in which the  
5 FMAC resides.

1 23. The machine readable medium of Claim 21 wherein normalizing  
2 comprises:  
3 shifting the bits in the selected result.